

Ambition College

Kathmandu, Nepal

Laboratory Assignment Log Sheet of B.SC. CSIT 3rd Semester

Subject:: Computer Architecture

Task No.	Title
1.	Verification of basic gates using Verilog code
2.	Verification of full adder and half adder using Verilog code.
3.	Verification of 3*8 decoder using Verilog code
4.	Verification of 4:1 multiplexer using Verilog code
5.	Verification of Parity generation using Verilog code
6.	Verification of JK flipflop using Verilog code
7.	Verification of Booth algorithm using C/C++
8.	Verification of Division algorithm using C/C++
9.	Verification of 4-stage pipeline using Verilog code
10.	Design and verification of 4 bit ALU using Verilog code